Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation
AffiliationUniversity of Hertfordshire
MetadataShow full item record
AbstractNumber plate localisation is a very important stage in an automatic number plate recognition (ANPR) system and is computationally intensive. This study presents a low complexity with high-detection rate number plate localisation algorithm based on morphological operations together with an efficient multiplier-less architecture based on that algorithm. The proposed architecture has been successfully implemented and tested using a Mentor Graphics RC240 FPGA (field programmable gate arrays) development board equipped with a 4M-gate Xilinx Virtex-4 LX40. Two database sets sourced from the UK and Greece and including 1000 and 307 images, respectively, both with a resolution of 640 x 480, have been used for testing. Results achieved have shown that the proposed system can process an image in 4.7 ms, while achieving a 97.8% detection rate and consuming only 33% of the available area of the FPGA.
CitationZhai, X, Bensaali, F, & Ramalingam, S n.d., 'Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation', Iet Circuits Devices & Systems, 7, 2, pp. 93-103
JournalIET Circuits, Devices & Systems
Series/Report no.Vol. 7